Abstract-
I. INTRODUCTION

V
LSI power dissipation seriously constrains performance [1] . Low switching energy requires a low power supply voltage, yet decreased standby power requires either increased voltages or reduced transistor subthreshold swing (S.S.). In MOSFETs, thermal carrier injection limits S.S. to 60mV/dec [1] . Efforts have been made [1] - [6] to obtain steeper characteristics. In tunneling MOSFETs, on-current (I on ) is significantly reduced [2] . In superlattice nanowire transistors [4] - [6] a superlattice energy filter between the N+ source and the channel suppresses the injection of high-thermal-energy electrons, reducing S.S., in simulations [5] , [6] , to 13mV/dec.
Here we show that such superlattice energy filters can also be used in transistors having planar, two-dimensional channels. Such planar FETs may prove to be more easily fabricated. Further, with nanowire FETs, high I on per unit die area demands small nanowire pitch. In the planar case, design is complicated by the dependence of the superlattice band structure on the wave vector, k t , transverse to the transport direction.
II. TWO-DIMENSIONAL SUPERLATTICE TRANSISTORS
In a planar FET, the drain current I D is proportional to where W is the channel width, a the lattice constant, and T (E, k t ) the energy-dependent total transmission, i.e. the transmission probability per mode summed over all modes having energy E and transverse wave vector k t , and f (E) the source Fermi distribution. For energies below E bc , the channel barrier energy, T (E, k t ) ≈ 0; above the barrier T (E, k t ) approaches the number of above-barrier conducting modes present at each k t . MOSFET 60mV/dec. subthreshold characteristics arise from the e −K B t variation in f (E) above the Fermi level; the superlattice introduces a sharp reduction in T (E, k t ) at energies within the superlattice bandgap. If the source Fermi level is aligned with the energy maximum E m of the 1 st superlattice passband, T (E, k t ) f (E) will decrease more rapidly with energy than e −K B t , and the subthreshold characteristics will be steeper than 60mV/dec. Such transistors might be fabricated ( fig. 1a,b ) using processes similar to those used to fabricate nanowire-and finFETs [7] , first forming an InGaAs fin and then forming the superlattice through MOCVD growth [8] of InGaAs and InAlAs layers. If (fig. 1b) the superlattice is present in the drain, reflections from this may distort the output characteristics [9] , or drain resistance increased because electrons must thermalize before crossing the drain superlattice; if necessary, this can be eliminated by separately growing a conventional N+ drain. In fig. 1b , transport in the source superlattice is radial, whereas in fig. 1c , source transport 0741-3106 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. is planar; with radial transport, the varying lateral confinement with distance from the channel will shift the superlattice energy levels relative to the case of a planar superlattice (fig 1c) . These energy levels should be appropriately adjusted to maintain the desired transmission characteristics by adjusting the individual well and barrier layer thicknesses. Given available quantum transport simulators, we simulate the structure of fig. 1c ; the structure of fig. 1b suggests how structures of similar characteristics might be fabricated.
III. SIMULATION AND DESIGN
We analyze double-gate MOSFETs ( fig. 1c ) with a 3.3nm thick undoped In 0.53 Ga 0.47 As channel, 20nm gate length, and a 2.56nm thick gate dielectric having ε r = 20. A superlattice with three In 0.53 Ga 0.47 As wells and four undoped In 0.52 Al 0.48 As barriers lies between the N D = 2.5 · 10 19 cm −3 doped InGaAs source and the channel. Doping the wells at N D = 10 19 cm −3 aligns, at V G S ∼ 0.2 V, the source and superlattice well conduction bands, maintaining high transmission, hence high I on ; the well energies are then not aligned V G S = 0V, as will be shown subsequently. Ballistic transport properties are simulated by the quantum transmitting boundary method [10] , [11] , with N+ regions in thermal equilibrium [11] , band structure described by tight binding with an sp 3 d 5 s * basis [12] , and with the Schrödinger and Poisson equations solved self-consistently, using the NEMO5 nanoelectronics modeling software [13] . The simulations include source-drain tunneling. Contact resistance and dielectric D it are neglected; their effects can be small [14] , [15] . At 0.2V drain bias, band-band tunneling in the InGaAs channel is negligible [15] . Surface roughness and bulk defect scattering are not included in the simulation, which primarily focuses on modeling the superlattice energy filtering.
By adjusting the barrier and well thicknesses [16] , [17] , the passband transmission can be increased, increasing I on . Fig. 2 compares transmission of three designs; all have 12 monolayer (ml) length wells, but design 1 has 5ml barriers, design 2 has 3ml, 6ml, 6ml and 3ml barriers, and design 3 has 4ml, 6ml, 6ml and 4ml barriers. Design 3 has the largest and most uniform passband transmission. Except for fig. 7 , subsequent figures will show simulations of design 3.
In a two-dimensional superlattice, the miniband energies vary with transverse momentum k t ( fig. 3) , with E m (k t ) increasing as ∼k 2 t . If k t is large, electrons with energy far above the source Fermi level may pass through the superlattice. Yet, steep subthreshold slope can still be maintained because the channel barrier increases with k t . If ∂ 2 E m /∂k 2 t < ∂ 2 E bc /∂k 2 t , then with the FET biased below threshold, i.e. with E bc (0) above the superlattice passband maximum E m (0) for zero transverse momentum, the barrier energy will remain above the passband with nonzero k t . This suppresses transmission. Fig. 4a shows the total energy-dependent mode transmission T (E, k t ), and fig. 4b the band diagram, as function of gate-source voltage V gs , with k t = 0. As V gs varies, the field within the superlattice changes, changing its transmission; at V gs = 0V, there is a narrow range of energies, ∼0.05eV, at which the superlattice fails to strongly suppress injection. Fig. 5a shows total transmission at k t = 0, while fig. 5b shows the energy-resolved current density, W −1 · ∂ I D /∂ E. Transport is strongly confined to within the 1 st superlattice passband. fig. 4) as the applied V G S misaligns the superlattice well energies, distorting the transmission characteristics. Because the channel barrier E bc (k t ) and the superlattice miniband energy E m (k t ) increase with increased k t , I on (at V G S = V DS = 0.2V) is carried primarily by modes with small k t ( fig. 6) . Fig. 7 compares transfer characteristics. Design 3, which shows the most uniform passband transmission ( fig. 2) , also exhibits the largest I on , at 390 A/m, with V G S = V DS = 0.2V and I off = 0.1 A/m. A conventional FET, otherwise identical, but lacking the superlattice, shows I on =109 A/m, with V G S = V DS = 0.2V and I off = 0.1 A/m. Minimum subthreshold swings are 29.4, 33.8, 37.5mV/dec. for designs 1, 2, and 3. Fig. 8 shows common-source characteristics of design 3. The barriers in design 3 differ from those of designs 1 and 2 by only 1 ml in thickness; adequate control of I on requires that superlattice layer thicknesses be held to within 1 ml of the intended value. Atomic layer epitaxy [8] may enable such precision.
IV. CONCLUSION Superlattice energy filters, earlier studied in 1-D nanowire transistors, also can provide subthreshold swings smaller than 60mV/dec. in planar and fin transistors. At 20nm gate length, with a 3.3nm thick channel and 0.5nm EOT gate dielectrics in a double-gate configuration, I on = 390 A/m is simulated in the ballistic limit, with a low 0.2V supply and 0.1A/m I off . These transistors are potentially attractive for low-power logic.
